Senior Design Verification Engineer

Senior Design Verification Engineer

Category: Software Development

Location: Bucharest, Romania

Referral Reward: RON 5,000

Employment Type: Employment contract

Time Allocation: Full Time

Workplace Type: On-site

Remaining positions: 1

Who is this role for

We are seeking an experienced Design Verification Engineer for our Bucharest team. The ideal candidate has a strong background in functional verification including UVM, SystemVerilog and Real Number Modeling, in deep node designs, and will collaborat... Read More

Are you a recruiter? Or do you know someone who is a great fit?
Recommend them and earn a referral reward.

Key Responsibilities:

  • Architecture, definitions and documentation of DV in mixed-mode SoCs
  • Test program definition and implementation
  • Test bench creation in UVM and SystemVerilog environment
  • Functional verification
  • Regression triage and test debug
  • Tight work and coordination with Front-end, Architecture, SW and DSP teams

Required Qualifications:

  • Bachelor's degree or higher in Electrical Engineering, Computer Engineering, or related field
  • Minimum 7 years of industrial Design Verification experience
  • Proven expertise in embedded and mixed-mode SoC designs
  • Deep knowledge in UVM and SystemVerilog
  • Proficiency with current Design and DV tools
  • Familiarity with embedded SW, FPGA, and Emulators
  • Strong analytical and problem-solving capabilities
  • Excellent communication skills (written and verbal)
  • Strong teamwork abilities

Preferred Qualifications:

  • RNM, SVA, or Formal verification knowledge
  • Front-end design flow experience
  • Understanding of analog circuit designs

Benefits:

  • Competitive salary and equity
  • Flexible vacation policy
  • Collaborative and dynamic work environment
  • Opportunity to work on cutting-edge technology in a cross-functional team